

HindPhotostat



Hind Photostat & Book Store

Best Quality Classroom Topper Hand Written Notes to Crack GATE, IES, PSU's & Other Government Competitive/ Entrance Exams

MADE EASY

ELECTRONICS ENGINEERING COMPUTER ENGINEERING By-VIJAY Sir

- Theory
- Explanation
- Derivation
- Example
- Shortcuts
- Previous Years Ouestion With Solution

Visit us:-www.hindphotostat.com

Courier Facility All Over India (DTDC & INDIA POST) Mob-9311989030



HindPhotostat



MADE EASY, IES MASTER, ACE ACADEMY, KREATRYX

ESE, GATE, PSU BEST QUALITY TOPPER HAND WRITTEN NOTES MINIMUM PRICE AVAILABLE @ OUR WEBSITE

1. ELECTRONICS ENGINEERING

2. ELECTRICAL ENGINEERING

3.MECHANICAL ENGINEERING

4. CIVIL ENGINEERING

5.INSTRUMENTION ENGINEERING

6. COMPUTER SCIENCE

IES ,GATE , PSU TEST SERIES AVAILABLE @ OUR WEBSITE

- ❖ IES –PRELIMS & MAINS
- **GATE**
- > NOTE;- ALL ENGINEERING BRANCHS
- > ALL PSUs PREVIOUS YEAR QUESTION PAPER @ OUR WEBSITE

PUBLICATIONS BOOKS -

MADE EASY, IES MASTER, ACE ACADEMY, KREATRYX, GATE ACADEMY, ARIHANT, GK

RAKESH YADAV, KD CAMPUS, FOUNDATION, MC – GRAW HILL (TMH), PEARSON...OTHERS

HEAVY DISCOUNTS BOOKS AVAILABLE @ OUR WEBSITE

F230, Lado Sarai New Delhi-110030 Phone: 9311 989 030 Shop No: 46 100 Futa M.G. Rd Near Made Easy Ghitorni, New Delhi-30 Phone:9711475393 F518 Near Kali Maa Mandir Lado Sarai New Delhi-110030 Phone: 9560 163 471 Shop No.7/8 Saidulajab Market Neb Sarai More, Saket, New Delhi-30

Website: <u>www.hindPhotostat.com</u>

Contact Us: 9311 989 030
Courier Facility All Over India
(DTDC & INDIA POST)

COMPUTER ORGANISATION.

Chetan W. Palade (I.E.S).

MADE EASY

INDIAN ENGINEERING SERVICE (TES)

GATE.

Syllabus. GATE


- 1) Machine Instruction and Addressing Modes.
- 2) ALU.
- 3) Data Poth and control und.
- 4) Instruction pipelining.

Computer purposes ¥

(3)

- Speed in calculations.
- Data storage.
- Data movement.
- Data procesting.
- Data control

Basic block diagram of # a computer.



Microprocessor !-

It is a semiconductor component design VLSI technology, and it contain ALU, CU and register en a single package. (II).

IC.

Ex. 8085, 8086, 80486.

up

I generation - raccum tubes as

\rightarrow Transistor

III → SSI & MSI! SSI → < 10 transistor.

IX -> LSI { VLSI

MSI -> 10 - 100 - "-LSI -> 100 - 1 K

Y YLSI

VLSI -> 10. k.

ULSI y

SLSI -

Bit - Binary digit 0/1.

Nibble -> 4 bils ,0110.

Byte - 8 bils

Word Length -> (Depend on Types of up)

Number of buts that can be processed by a

processor parallely in the ALU.

971 - Intel 4004 -, 4 bits

Intel 8008 - 8 bils

Intel. 8080 - 8 bits

Intel 8085 - 864.


Intel 8086 - 16 bit

80186, 80286 - 16 6d

Intel 80386 - 32 bet up.

Pentium + Dual core. - i3.

Exi- 8 bit up -> 8 bits / 1 Byte. 16 bit up -> 16 bits / 2 Bytes. TTL -> Transistor - Transistor Logic.



į.

أول ٧


Indefinite levels -> These are to be avoided by using a Tri-state buffer. (interfacing component)

- -> Based on how programs and data are stored in memory there are two types of architecture.
 - O Von- Neumann or princeton Architecture.
 - 1 Harvard Architecture.

Program
and
Daila

Von-Neumann (on) Princeton
Architecture

0 Ex!- Intel 8086 Intel 8085




Harvard Architecture.

exi- Intel 8051.

rucro controller.

Note: for Basic microprocessor memory is connected externally for latest processor, memory can also be present in the processor to store frequently use data and instruction (inside) is known as Cache memory.

Microcontroller (on Mc.



Microprocessor (up)

- (1) It contain ALV, CU and registers of up.
- (2) No internal memory

- (3) No interfacing circuits, Timers/counters?
- (4) Used for general purpose application
- (5) Intel 8086, Intel 8085, 17, 290, 15, qual comm (mobile)

Ex: Mobile application

(6) follows von-Neumann
(on Princeton Architecture


Microcontroller (Mc).

- (1) It has ALV, CV and hegisters.
- (2) It has internal /on board memory
- (3) It has interfacing circuits, Timer/counters.
- (4) Used for specific purpose. applications.
- (5) Intel 8051 (8 bit), Intel 80196 (16 bit). Toshiba, PIC.

Ex: Mouse, Oven, washing machine.

(6) follows Harvards Architecture.


* Basic operation of a Microprocessor



Program and - Instruction

Opcode.

Coperation code).



Assembler.

Machine Code.

7811-101111000.

- 1 opcode fetch
- @ Memory Read _____
- 3 M/M Write
- 1 I/o Read. → i/p device (on 1/p port.
- (5) I/o Write prom up -> 0/p port.